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Abstract—To mitigate the ever worsening “Power wall” and 
“Memory wall” problems, multi-core architectures with multi-
level cache hierarchies have been widely used in modern 
processors. However, the complexity of the architectures makes 
the modeling of shared caches extremely complex. In this paper, 
we propose a data-sharing aware analytical model for 
estimating the miss rates of the downstream shared cache in a 
multi-core environment. Moreover, the proposed model can also 
be integrated with upstream cache analytical models with the 
consideration of multi-core private cache coherent effects. The 
integration avoids time-consuming full simulations of the cache 
architecture, which are required by conventional approaches. 
We validate our analytical model against gem5 simulation 
results under 13 applications from PARSEC 2.1 benchmark 
suites. We compare the L2 cache miss rates with the results from 
gem5 under 8 hardware configurations including dual-core and 
quad-core architectures. The average absolute error is less than 
2% for all configurations. After integrated with the upstream 
model, the overall average absolute error is 8.03% in 4 
hardware configurations. As an application case of the 
integrated model, we also evaluate the miss rates of 57 different 
cache configurations in multi-core and multi-level cache 
scenarios.  
Keywords—Analytical model, Multi-core, Multi-level cache, 
Data sharing, Coherence. 
I. INTRODUCTION  
Performance evaluation plays an important role in the 
design cycle of the next generation processors as it allows an 
architect to tune the performance of processor using optimal 
system parameters. Researchers choose to use cycle-accurate 
simulations to evaluate designs for their high accuracies in 
prior studies [1]. However, these simulations are extremely 
time-consuming due to the complexity of architecture design 
spaces and the increasing size of workloads. Therefore, in the 
early stage of design cycles, architects prefer to use analytical 
models due to their higher efficiency. Moreover, analytical 
models provide more insights that enable us to trade off 
different performance parameters in the architecture design. 
To model the cache miss rates, which are critical for the 
performance evaluations, most analytical models take the 
cache configuration parameters and locality metrics that 
profiled from the program traces, such as the Stack Distance 
Histogram (SDH) and the Reuse Distance Histogram (RDH), 
as the inputs. Combined with the mechanistic analyses and 
probability derivations, these models can estimate the cache 
miss rates. However, this approach requires profiling the 
memory reference streams to the target caches instead of the 
memory references directly from the CPUs. Therefore, they 
need more time-consuming simulations of the cache 
                                                          
1 Fig. 1 only shows a dual-core scenario. However, other multi-core 
configurations in this paper are equipped with the similar cache 
architecture. 
architecture. For example, the reference stream to the L2 
cache shared by the multi-core, shown in Fig. 11, consists of 
the streams from each individual core. To obtain the 
RDH/SDH of the merged shared cache reference stream, some 
previous works [2][3][4] have modeled the L2 shared cache 
based on the individual SDHs/RDHs, which can only be 
extracted from detailed simulations.  
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Fig. 1. An example of a multi-core processor with a multi-level cache 
hierarchy 
Another factor that needs to be taken into account is the 
data sharing caused by the threads running on different cores. 
Some prior models ignore the effect, such as StatCC[2]. It 
evaluates the L2 behaviors based on the individual RDHs, 
which causes larger errors when estimating multi-thread 
programs with intensive data sharing. Fig. 2 shows the result 
of the L2 miss rates of PARSEC 2.1[5] estimated by StatCC 
in a dual-core processor equipped with ALPHA ISA and the 
traditional 7-stage out-of-order pipeline. The cache hardware 
configuration can be found in the title of the figure. Because 
the L2 cache is equipped with LRU replacement policy, 
StatStack [8] is used to calculate the miss rates of the L2 cache. 
Some data-sharing-intensive benchmarks, such as canneal 
and vips, have nearly 10% errors, which are far exceed the 2% 
average error. Jiang’s work [3] and Jasmine’s work [4] 
quantify the data sharing effects when modeling the L2 shared 
cache behaviors. However, in order to quantify the data 
sharing, their models require the L2 individual access streams 
that obtained from time-consuming simulations. 
In this paper, we propose a data-sharing aware shared 
cache miss rates model for multi-core systems with multi-
level cache hierarchies. Based on the scalability of the 
proposed model, we integrate it with the upstream model [6][7] 
that put forward by our previous work to construct a multi-
core multi-level cache model framework. Instead of time-
consuming multi-level cache simulations required by prior 
studies [3][4], the inputs of our model can be obtained from 
the upstream cache model. 
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Fig. 2. The L2 miss rates estimated by StatCC for PARSEC(dual-core; L1 
32KB; L2 2MB; DRAM 4GB; LRU-LRU) 
By combining the upstream cache model with the shared 
cache model, we also quantify coherence misses in each 
upstream private cache. The overview of the model 
framework is shown in Fig. 3. Firstly, Ge’s model [6] [7] is 
modified and used as the upstream model to obtain each core’s 
L2 individual Address Access Distributions, or AAD defined 
in section III, and individual RDHs accessing the L2 shared 
cache. Secondly, with considering of the coherence misses, 
we refine the private cache misses in the result of step 1. 
Thirdly, based on the individual RDHs from Ge’s model, we 
construct locality information of the L2 shared cache MRDH, 
which also will be introduced in section III.  Lastly, 
StatStack [8] is applied to calculate the miss rates based on the 
L2 shared cache MRDH obtained by our model. 
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Fig. 3. The overview of the muti-level cache model framework 
Our work improves the related works in the following 
three aspects: 
• Providing an analytical method to quantify the 
influence of data sharing in the shared L2 cache. 
• Thanks to its scalability, we combine our model with 
the upstream cache analytical model such that time-
consuming multi-level cache simulations can be 
avoided. 
• Quantifying the coherence misses in the private caches, 
which enables the upstream cache model be used in a 
multi-core scenario. 
The rest of the paper is organized as follows: Sections II 
introduces the related works. Section III introduces how our 
model constructs MRDH from individual RDHs with the 
consideration of data sharing. Section IV introduces how to 
integrate the shared cache model and the upstream cache 
model with the consideration of coherence misses. The 
evaluation results of our model are exhibited in section V. 
Section VI applies the integrated model to explore the cache 
design space. Section VII concludes this paper. 
II. RELATED WORKS 
The previous works in cache modeling can be categorized 
into three parts. The first part is for the models that focus on 
one certain cache-level in uni-core processors. StatCache is an 
analytical model proposed by Erick Berg et al. [9] to estimate 
the L1 cache misses with the Random replacement policy. 
This model profiles the RDH from the memory references as 
the input. David Eklov et al. [8] proposed StatStack which 
derives SDH from RDH to predict L1LRU cache misses. X 
Pan et al. [10] used the Markov chain to construct a framework, 
which can be utilized to predict the cache misses under three 
different replacement policies. For out-of-order processors, K 
Ji et al. [11] used artificial neural networks to address the 
effects of the stack distance migration caused by out-of-order 
executions. 
The second part is for the models for multi-level caches in 
uni-core processors. M Ling and J Ge [6] [7] proposed the 
RST table and Hit-RDH, which describe more detailed 
information of the software traces, as the inputs to model the 
L2 cache RDH. K Ji et al. [12] [13] used the L1 cache SDH to 
predict the downstream cache misses by constructing a total 
probability formula set. Jasmine Madonna S et al. [14] put 
forward an analytical model to calculate the L2 cache miss 
rate based on the analysis of the influence of cache inclusion 
policies.  
The third part is for the models with multi-level caches in 
multi-core processors. StatCC [2] is a simple yet efficient 
model for estimating the shared cache miss rates of co-
scheduled applications on architectures shown in Fig. 1. 
However, it ignores the effects of data sharing among different 
threads, which causes larger errors when estimating multi-
thread programs with intensive data sharing. Y Jiang et al. [3] 
provided a probabilistic model to find the merged stack 
distance profiled from the locality information of two 
individual threads. The input of their model is the SDH of each 
thread, which is obtained from time-consuming simulations of 
the upstream caches. Jasmine et al. [4] used the Markov chain 
besides combinatories and a basic probability theory to model 
the MSDH of multi-thread applications. Similar to Jiang’s 
work, the model requires upstream cache simulations to obtain 
the inputs. Moreover, Chen Ding et al. [15] proposed a 
footprint theory based on the concept of the memory footprint. 
The theory also deals with the properties of footprint 
composition and proposes optimal co-scheduling by using 
shared footprint metric.  
To eliminate the cycle accurate simulation overhead 
required by prior approaches, we integrate the upstream cache 
model with a shared cache model that takes data-sharing 
effects into account. By this combination, we also re-fine the 
coherence misses in the private caches. 
III. MODEL MRDH FROM INDIVIDUAL RDHS 
Before introducing our model, we first define some basic 
terminologies used in our following discussions. 
Reuse Distance: The reuse distance is the number of 
references between two consecutive references accessing to 
the same cache line. 
Merged Reuse Distance: The merged reuse distance is the 
reuse distance of the references in the merged reference stream, 
which is constructed by the interleaving of the individual 
reference streams from all cores in a multi-core system. 
Merged Reuse Distance Histogram(MRDH): The MRDH 
records the numbers of references for every merged reuse 
distance in the memory traces in a given profiling interval. 
Access Address Distribution(AAD): The AAD records the 
numbers of references to each cache-line aligned address in a 
profiling interval. 
To simplify the discussion, the model construction of the 
dual core architecture is taken as an example for the derivation. 
The case of the architecture with more cores can be derived 
similarly in the same way. In Section IV, the average accuracy 
of the model under quad-core processor architectures is also 
verified. As shown in Fig. 3, the inputs of the model are the 
L2 individual RDHs and individual AAD from each core, 
which are obtained by Ge’s model. Literatures [6] and [7] 
introduce how to construct the L2RDH from the L1RDH 
profiled from the CPU traces. Although they have not 
explained how to obtain AAD, we can get it easily and 
efficiently when profiling Hit-RDH by small updating in the 
information extraction code. We notice that Ge's model adds 
a hit flag to each incoming reference in the reference queue to 
denote whether the reference is actually a hit or a miss. 
Meanwhile, we maintain an access address distribution table 
𝐴𝐴𝐴𝐴𝐴𝐴𝑖𝑖[𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑥𝑥] , in which 𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑥𝑥  is the cache line aligned 
address of the coming reference. The range of 𝑥𝑥 is from 1 to 
the total number of addresses accessed in the profiling interval, 
denoted as N in this paper. When the hit flag of a coming  
reference 𝑥𝑥 is false, which means the reference will be leaked 
to the L2 cache, we will accumulate the element 𝐴𝐴𝐴𝐴𝐴𝐴𝑖𝑖[𝑥𝑥] by 
one. The subscript 𝑖𝑖 represents the reference comes from the 
i-th core. 
As shown in Fig. 4(a), two reference streams from the two 
cores interleave in the L2 shared cache and construct the 
merged stream. The interleaving of the two individual 
reference streams may change the reuse distance of the reuse 
epoch that constructed by two consecutive reference A (i.e., 
the reference with the address A). We divide the changes of 
RDHs caused by the interleaving into two categories: 1) As 
shown in Fig. 4(b), the reuse distance of the reference A 
increases because of the references from the other core, which 
is named as the insertion effect; 2) As shown in Fig. 4(c), when 
the address of an inserted reference is same as the endpoint of 
the reuse epoch, i.e., A in this case, the original reuse epoch is 
split into two new reuse epochs, which is called the split effect. 
According to these two effects, we construct the model 
construction into two steps, shown in Fig. 5: 1) Quantifying 
the insertion effect caused by the multi-core reference stream 
interleaving; 2) Quantifying the split effect on reuse epochs to 
refine the result of the first step with data sharing.  
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Fig. 4. The insertion effect and the split effect of accessing stream interleaving 
A. Quantifying the insertion effect 
In this step, we use an approach similar to StatCC to 
quantify the insertion effect. The reuse distance of the 
reference from one core is stretched because of the insertion 
of references coming from another core. For example, as 
shown in Fig. 4(b), the reuse distance of the reference A in 
Core 1 is 4(blue dots), while the reference stream of Core 2 
inserts 5 references (red dots) into the reuse epoch. Thus, the 
reuse distance of the reference A is stretched to 9 with the 
scale of 9 4� . If the ratio of the number of accesses from 
different cores in an interval remains relatively uniform, the 
scale of the stretch can be regarded as a constant for all reuse 
epochs. By multiplying the original reuse distance with this 
constant, we can calculate the merged reuse distance after the 
streams being interleaved. The derivation is as follows: 
For a reuse epoch from Core 1 with a reuse distance of 𝑎𝑎1, 
Core 2 also accesses the shared cache during the period of the 
reuse epoch. Supposing that Core 2 generate 𝑎𝑎2 references 
during this period, 𝑎𝑎1 will be stretched to ?̂?𝑎1 as shown in Eq. 
(1). 
?̂?𝑎1 = 𝑎𝑎1 + 𝑎𝑎2 (1) 
Similar to StatCC, we assume that the shared cache 
accesses are uniform in the whole profiling interval, i.e., we 
do not consider the effect of program phase transitions in our 
model. Therefore, the relative speeds of Core 1 and Core 2 
accessing the shared cache are unchanged in the interval. In  
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Fig. 5. The two steps of our work 
the entire profiling interval, Core 1 accesses the shared cache 
𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎1  times, and at the same time Core 2 accesses the 
shared cache 𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎2 times, from which we can derive the 
approximate relationship as shown in Eq. (2). 
𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎2
𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎1
= 𝑎𝑎2
𝑎𝑎1
(2) 
The total number of references 𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎1 from Core 1 and 
𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎2 from Core 2 can be calculated by Eq. (3), where N 
denotes the number of different addresses during this profiling 
interval. 
𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑖𝑖 = � 𝐴𝐴𝐴𝐴𝐴𝐴𝑖𝑖[𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑥𝑥]
𝑥𝑥∈[1,𝑁𝑁] (3) 
Bring Eq. (2) to Eq. (1), we can get the following 
relationship as Eq. (4): 
?̂?𝑎1 = 𝑎𝑎1 �1 + 𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎2𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎1� (4) 
The analysis of Core 2 is similar, so we can get Eq. (2). 
?̂?𝑎2 = 𝑎𝑎2 �1 + 𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎1𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎2� (5) 
The stretch of the reuse distance obtained by the insertion 
effect can be quantified by Eq. (4) and Eq. (5), which reflect 
the procedure (A) in Fig. 5. According to the scale of the 
stretch, the insertion effect can be described by Eq. (6): 
⎩
⎪
⎨
⎪
⎧
𝑅𝑅𝐴𝐴𝐻𝐻′(?̂?𝑎) = 𝑅𝑅𝐴𝐴𝐻𝐻1(𝑎𝑎1) + 𝑅𝑅𝐴𝐴𝐻𝐻2(𝑎𝑎2)
𝑎𝑎1 = ?̂?𝑎 �1 + 𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎2𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎1��
𝑎𝑎2 = ?̂?𝑎 �1 + 𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎1𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎2�� (6) 
In Eq. (6), ?̂?𝑎 denotes the merged reuse distance. 
According to the core that the reference comes from, ?̂?𝑎 can 
be specified as 𝑎𝑎1�  or 𝑎𝑎2� . As shown in Fig. 5 (A), we can 
calculate the ?̂?𝑎1 and ?̂?𝑎2 by applying Eq. (4) and Eq. (5) to all 
reuse epochs of Core 1 and Core 2, respectively. By 
combining all the calculation results as shown in Fig. 5 (B), a 
new RDH can be obtained, denoted as 𝑅𝑅𝐴𝐴𝐻𝐻′ . The result 
𝑅𝑅𝐴𝐴𝐻𝐻′ is a locality metric that quantifies the insertion effect 
without considering the split effect, or the influences caused 
by data sharing.  
B. Quantifying the split effect 
In order to quantify the split effect, we first calculate the 
probability of a reuse epoch with 𝑎𝑎 memory references being 
split, denoted as 𝑃𝑃𝑠𝑠𝑠𝑠𝑠𝑠𝑖𝑖𝑠𝑠(𝑎𝑎).  
An example of a merged stream is shown in Fig. 6. The 
reuse distance of the reuse epoch constructed by reference a0 
and a5 is stretched from 4(blue dots) to 9 after inserting 5 
memory references (red dots) from another core. The 5 
inserted references may include one or more references that 
access the same address as the endpoints due to data sharing. 
Once that happens, the original reuse epoch will be split as 
shown in Fig. 4(c). As shown in Fig. 6, the reuse epoch is 
constructed by address A, therefore we first have to estimate 
the probability of epochs constructed by address A among all 
the reuse epochs of Core 1. Here we assume that Core 1 
generates 𝑛𝑛2  memory references, in which there are 𝑛𝑛1 
references accessing address A. The probability of the reuse 
epochs constructed by address A can be estimated as 𝑛𝑛1/𝑛𝑛2. 
Also, a split only occurs when a reference b accessing A, in 
which the reference b represents any reference coming from 
Core 2 in the reuse epoch.  During the same time span, if 
Core 2 generates 𝑛𝑛3 references accessing address A and the 
number of the references accessing the same cache set as 
address A is 𝑛𝑛4, the probability of reference b accessing A 
can be estimated as 𝑛𝑛3/𝑛𝑛4. It should be noted that we use the 
number of references accessing A’s set in the calculation 
instead of the total number of references from Core 2 because 
only the reference accessing the A’s set will be counted into 
the reuse epoch constructed by address A. In conclusion, the 
probability of the split in references with address A,  
𝑃𝑃1𝑠𝑠𝑠𝑠𝑠𝑠𝑠𝑠−𝐴𝐴, can be calculated as (𝑛𝑛1/𝑛𝑛2) × (𝑛𝑛3/𝑛𝑛4). 
the access from Core 1
A A
r
the access from Core 2
^
a0 a1 a2 a3 a4 a5b0 b1 b2 b3 b4
 
Fig. 6. An example of a merged stream with a reuse distance ?̂?𝑎 
The total probability of any memory reference coming 
from Core 2 accessing same address as the endpoints is the 
sum of 𝑃𝑃1𝑠𝑠𝑠𝑠𝑠𝑠𝑠𝑠−𝑠𝑠𝑎𝑎𝑎𝑎𝑟𝑟𝑥𝑥, in which 𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑥𝑥 denotes any shared 
address of the shared cache accessed by Core 1 and Core 2. 
Therefore, the derivation in common scenarios can be 
represented as Eq. (7).  
𝑃𝑃1𝑠𝑠𝑠𝑠𝑠𝑠𝑠𝑠 = � �𝑃𝑃1𝑠𝑠𝑠𝑠𝑠𝑠𝑠𝑠−𝑠𝑠𝑎𝑎𝑎𝑎𝑟𝑟𝑥𝑥�
𝑠𝑠𝑎𝑎𝑎𝑎𝑟𝑟𝑥𝑥𝜖𝜖𝑆𝑆= � �𝐴𝐴𝐴𝐴𝐴𝐴1[𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑥𝑥]
𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎1
× 𝐴𝐴𝐴𝐴𝐴𝐴2[𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑥𝑥]
∑ 𝐴𝐴𝐴𝐴𝐴𝐴2[𝑦𝑦]𝑦𝑦∈𝑥𝑥′𝑠𝑠𝑠𝑠𝑠𝑠 �
𝑠𝑠𝑎𝑎𝑎𝑎𝑟𝑟𝑥𝑥𝜖𝜖𝑆𝑆
(7) 
In Eq. (7),  𝑆𝑆  represents the shared address set of the 
shared cache accessed by Core 1 and Core 2. 𝐴𝐴𝐴𝐴𝐴𝐴1[𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑥𝑥]/
𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎1  means the ratio of references accessing 𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑥𝑥  in 
all the L2 shared cache references from Core 1. To split the 
reuse epochs of 𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑥𝑥, the coming references from another 
core should access the same address , whose probability can 
be described as 𝐴𝐴𝐴𝐴𝐴𝐴2[𝑠𝑠𝑎𝑎𝑎𝑎𝑟𝑟𝑥𝑥]
∑ 𝐴𝐴𝐴𝐴𝐴𝐴2[𝑦𝑦]𝑦𝑦∈𝑥𝑥′𝑠𝑠𝑠𝑠𝑠𝑠 . The numerator 
𝐴𝐴𝐴𝐴𝐴𝐴2[𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑥𝑥] is the number of the references that accessing 
the same address 𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑥𝑥 and the denominator 
∑ 𝐴𝐴𝐴𝐴𝐴𝐴2[𝑦𝑦]𝑦𝑦∈𝑥𝑥′𝑠𝑠𝑠𝑠𝑠𝑠  is the number of the Core 2 references that 
accessing the same set with 𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑥𝑥  during this profiling 
interval. The ratio means the probability of a reference coming 
from Core 2 accessing the same address 𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑥𝑥  in all 
references from Core 2 that accessing the same cache set with 
𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑥𝑥. 
Similarly, the corresponding probability for Core 2 can 
also be calculated in Eq. (8). 
𝑃𝑃2𝑠𝑠𝑠𝑠𝑠𝑠𝑠𝑠 = � �𝐴𝐴𝐴𝐴𝐴𝐴2[𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑥𝑥]𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎2 × 𝐴𝐴𝐴𝐴𝐴𝐴1[𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑥𝑥]∑ 𝐴𝐴𝐴𝐴𝐴𝐴1[𝑦𝑦]𝑦𝑦∈𝑥𝑥′𝑠𝑠𝑠𝑠𝑠𝑠 �
𝑠𝑠𝑎𝑎𝑎𝑎𝑟𝑟𝑥𝑥𝜖𝜖𝑆𝑆
(8) 
Eq. (7) and (8) describe the probability of any reference in 
a reuse epoch accessing the same address as the endpoint 
reference. The reuse epoch will be split if there exist one or 
more inserted memory references in a reuse epoch accessing 
the same address as the endpoint. As every inserted reference 
coming from another core has the probability 𝑃𝑃𝑠𝑠𝑠𝑠𝑠𝑠𝑠𝑠  to 
accessing same address with the target core. Therefore, the 
probability of the reuse epochs with the reuse distance  𝑎𝑎 
being spilt, denoted as 𝑃𝑃𝑠𝑠𝑠𝑠𝑠𝑠𝑖𝑖𝑠𝑠(𝑎𝑎) , can be calculated by 
subtracting the probability that the reused interval is not split 
by 1, represented as Eq. (9). Note that 𝑎𝑎 is the reuse distance 
before the stream merging, while the reuse distance after 
merging is denoted as ?̂?𝑎. Therefore, the number of inserted 
memory accesses form the other core is ?̂?𝑎 − 𝑎𝑎. 
𝑃𝑃𝑠𝑠𝑠𝑠𝑠𝑠𝑖𝑖𝑠𝑠(𝑎𝑎) = 1 − (1 − 𝑃𝑃𝑠𝑠𝑠𝑠𝑠𝑠𝑠𝑠)?̂?𝑟−𝑟𝑟 (9) 
 Eq. (9) can be specified for Core 1 and Core 2 as shown 
in Eq. (10): 
�
𝑃𝑃𝑠𝑠𝑠𝑠𝑠𝑠𝑖𝑖𝑠𝑠(𝑎𝑎1) = 1 − (1 − 𝑃𝑃1𝑠𝑠𝑠𝑠𝑠𝑠𝑠𝑠)?̂?𝑟1−𝑟𝑟1
𝑃𝑃𝑠𝑠𝑠𝑠𝑠𝑠𝑖𝑖𝑠𝑠(𝑎𝑎2) = 1 − (1 − 𝑃𝑃2𝑠𝑠𝑠𝑠𝑠𝑠𝑠𝑠)?̂?𝑟2−𝑟𝑟2 (10) 
Based on Eq. (10), the number of reuse epochs splitting on 
the bar ?̂?𝑎 in 𝑅𝑅𝐴𝐴𝐻𝐻′, denoted as 𝑁𝑁(?̂?𝑎), can be calculated as 
Eq. (11). 
⎩
⎪
⎨
⎪
⎧
𝑁𝑁(?̂?𝑎) = 𝑅𝑅𝐴𝐴𝐻𝐻1(𝑎𝑎1) × 𝑃𝑃𝑠𝑠𝑠𝑠𝑠𝑠𝑖𝑖𝑠𝑠(𝑎𝑎1) + 𝑅𝑅𝐴𝐴𝐻𝐻2(𝑎𝑎2) × 𝑃𝑃𝑠𝑠𝑠𝑠𝑠𝑠𝑖𝑖𝑠𝑠(𝑎𝑎2)
𝑎𝑎1 = ?̂?𝑎 �1 + 𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎2𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎1��
𝑎𝑎2 = ?̂?𝑎 �1 + 𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎1𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎2�� (11) 
Eq. (12) gives the way to calculate the 𝑀𝑀𝑅𝑅𝐴𝐴𝐻𝐻(?̂?𝑎). In this 
equation, 𝑅𝑅𝐴𝐴𝐻𝐻′(?̂?𝑎) is predicted in Step 1 of Fig. 5. Because 
of the split effect, the reuse distance of the references may be 
decreased, i.e., some references with high reuse distance will 
be migrated to the bars with lower reuse distances in Fig. 5. 
Thus, 𝑁𝑁(?̂?𝑎) means the number of references with the original 
reuse distance of ?̂?𝑎 that will be spread to the bars with lower 
reuse distances, which can be represented as dash boxes 
shown in Fig. 5 (C). Assuming that the references evenly 
migrated to the bars with lower reuse distances, 
∑ 𝑁𝑁
(𝑟𝑟𝑎𝑎)
𝑟𝑟𝑎𝑎
∞
𝑟𝑟𝑎𝑎=?̂?𝑟+1  in Eq. (12) means the reference numbers 
migrated from the bars with higher reuse distances to the ?̂?𝑎 
bar , which can be represented as red boxes and blue boxes 
shown in Fig. 5 (C). 
𝑀𝑀𝑅𝑅𝐴𝐴𝐻𝐻(?̂?𝑎) = 𝑅𝑅𝐴𝐴𝐻𝐻′(?̂?𝑎) −𝑁𝑁(?̂?𝑎) + � 𝑁𝑁(𝑎𝑎𝑎𝑎)
𝑎𝑎𝑎𝑎
∞
𝑟𝑟𝑎𝑎=?̂?𝑟+1
(12) 
Fig. 7 gives the methodology of extending our model into 
a quad-core scenario. In this figure, there are 4 cores 
connected to the L2 shared cache. When we predict the portion 
of MRDH contributed by Core 1 (target core), we consider the 
other three cores as a black box, called virtual Core_v2 in Fig. 
7 and the reference streams from other three cores are just 
considered from Core_v2. Therefore, when we calculate 
𝑃𝑃𝑠𝑠𝑠𝑠𝑠𝑠𝑠𝑠 for Core 1, the probability that the coming reference 
from other three cores accessing the same address with the 
endpoint reference will be described as 𝐴𝐴𝐴𝐴𝐴𝐴𝑐𝑐𝑐𝑐𝑐𝑐𝑠𝑠_𝑣𝑣2[𝑠𝑠𝑎𝑎𝑎𝑎𝑟𝑟𝑥𝑥]
∑ 𝐴𝐴𝐴𝐴𝐴𝐴𝑐𝑐𝑐𝑐𝑐𝑐𝑠𝑠_𝑣𝑣2[𝑦𝑦]𝑦𝑦∈𝑥𝑥′𝑠𝑠𝑠𝑠𝑠𝑠 . 
After considering each core as the target core and 
accumulating the portions of MRDH contributed by all the 4 
cores, MRDH of the L2 shared cache can be obtained. 
Processors with more cores can be predicted in the same way. 
Core 1
Core 2
 private$
private$
L2 shared cache
Core 3
private$
Core 4
private$
target core
virtual core_v2
 
Fig. 7. Extending our model into a quad-core environment 
IV. INTEGRATING WITH THE UPSTREAM CACHE MODEL 
Thanks to the scalability of the proposed shared cache 
model, it can be integrated with the upstream cache model [7], 
which provides AAD and RDH to the shared cache model, to 
avoid time-consuming simulations. However, before the 
integration, there are still two problems need to solve: 1) 
Quantifying the coherence misses that ignored by the 
upstream cache model; 2) Extracting AAD by adding 
customized code in the original upstream cache model. Before 
discussing these two problems, we will start from the 
introduction of the upstream cache model. 
A. Upstream cache model 
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Fig. 8. The RST table and Normalized RST table (𝑃𝑃𝑟𝑟𝑠𝑠) 
In this paper, we choose Ge’s multi-level cache model 
[6][7] as the upstream cache model. The multi-level cache 
model proposes two new metrics, namely the Reuse-and-
Stack-Transfer (RST) table and the Hit-RDH table. RST table 
is a two-dimensional matrix, which records information of the 
RDH and the SDH in a given trace profiling interval in the L1 
cache. As the example shown in Fig. 8, every element in the 
RST table contains the relationship between the reuse distance 
and the stack distance. The red circle 𝑅𝑅𝑆𝑆𝑅𝑅[4][1] in Fig. 8 
represents there are 320 references in this interval with the 
reuse distance of 4 and the stack distance of 1. Moreover, for 
given references with the reuse distance of 𝑖𝑖, we use Eq. (13) 
to calculate the normalized RST table, called 𝑃𝑃𝑟𝑟𝑠𝑠. This model 
defineseach element 𝑃𝑃𝑟𝑟𝑠𝑠[𝑖𝑖][𝑗𝑗]  as the probability that the 
referenceshave the stack distance of 𝑗𝑗, which is the proportion 
of 𝑅𝑅𝑆𝑆𝑅𝑅[𝑖𝑖][𝑗𝑗] in the whole 𝑖𝑖𝑠𝑠ℎ row. For instance, as shown 
in Fig. 8, the red circle in the normalized RST table means that 
in all references with the reuse distance of 4, 76% references 
have the stack distance of 1. 
𝑃𝑃𝑟𝑟𝑠𝑠[𝑖𝑖][𝑗𝑗] = 𝑅𝑅𝑆𝑆𝑅𝑅[𝑖𝑖][𝑗𝑗]∑ 𝑅𝑅𝑆𝑆𝑅𝑅[𝑖𝑖][𝑘𝑘]𝑖𝑖𝑘𝑘=0 (13) 
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Fig. 9. The Hit-RDH and Normalized Hit-RDH (𝑃𝑃𝑁𝑁ℎ𝑖𝑖𝑠𝑠) 
Another metric, Hit-RDH, introduced in the model is also 
a two-dimensional matrix. Fig. 9 shows an example of Hit-
RDH. The red circle in Fig. 9 means that in all the reuse 
epochs with the reuse distance of 4, the number of reuse 
epochs that have 2 references hitting in the L1 cache is 310. In 
other words, there are 310 reuse epochs whose reuse distance 
are 4 and in each of them there are 2 references hit in the L1 
cache. By Eq. (14), we can also get the normalized Hit-RDH, 
called 𝑃𝑃𝑁𝑁ℎ𝑖𝑖𝑠𝑠, as shown in Fig. 9. 𝑃𝑃𝑁𝑁ℎ𝑖𝑖𝑠𝑠[𝑖𝑖][𝑗𝑗] is the proportion 
ofthe 𝐻𝐻𝑖𝑖𝐻𝐻𝑅𝑅𝐴𝐴𝑅𝑅[𝑖𝑖][𝑗𝑗] in the whole 𝑖𝑖𝑠𝑠ℎ row. 
𝑃𝑃𝑁𝑁ℎ𝑖𝑖𝑠𝑠[𝑎𝑎𝑎𝑎][𝑛𝑛] = 𝐻𝐻𝑖𝑖𝐻𝐻𝑅𝑅𝐴𝐴𝑅𝑅[𝑟𝑟𝑎𝑎][𝑛𝑛]∑ 𝐻𝐻𝑖𝑖𝐻𝐻𝑅𝑅𝐴𝐴𝑅𝑅[𝑟𝑟𝑎𝑎][𝑘𝑘]𝑟𝑟𝑎𝑎𝑘𝑘=0 (14) 
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Fig. 10. TheReference lists used to calculate RST and AAD 
To construct RST and Hit-RDH tables for a set-associative 
cache, we need to maintain two linked-lists to record the 
reuse/stack history of each memory access that indexed to 
every individual cache set. When a memory reference A 
comes, as Fig. 10 shows, the index bits are firstly used to 
address the corresponding set linked-lists, while the extracted 
tag is pushed to ends of the reuse reference list and the stack 
reference list. By using this method, we can get the reuse 
distance and the stack distance for each memory reference. To 
construct the RST and Hit-RDH tables, we just need to 
increase the value by one in the corresponding element of each 
table for each coming reference, as shown in Fig. 10. Similarly, 
Fig. 10. also shows the process of obtaining AAD. After 
calculating the stack distance, we compare the stack distance 
with the associativity of the LRU L1 cache. If the stack 
distance is no less than associativity, which indicates a cache 
miss, we accumulate 1 on the corresponding memory address 
in AAD. To make a trade off between space/time overheads 
and accuracies, we choose to cut of the profiled L1 reuse/stack 
distances at 1024 and accumulate the number of references 
with larger reuse distances to the reuse distance bar of 1024, 
which is also applied in the work of [11, 12, 13, 16]. The RST, 
Hit-RDH and AAD updating procedures are just attached to 
the progress of RDH and SDH profiling. Thus, the extra time 
overhead of maintaining these three tables is negligible. 
Limited by the space, we only introduce the key derivation 
of the upstream cache model, interested readers can refer to 
the original paper [7] to get more detailed information. 
After filtering by L1 cache, the changes of L1 cache RDH 
can be divided into two parts: 1) Some references are hit in the 
L1 cache, so the L2 cache will not be accessed, and the total 
number of memory accesses to the L2 cache will be reduced. 
Reflected on the RDH, the height on the histogram will be 
decreased; 2) For a given reuse epoch in the L1 cache, some 
references between the epoch endpoints may hit in the L1 
cache. Thus, when the reuse epoch leaked into the L2 cache 
(assuming the two endpoints are all misses), its reuse distance 
might be decreased (fewer references remained between the 
end points of the reuse epoch) and the reuse epoch should be 
counted to a lower L2 reuse distance. Fig. 11. shows these two 
steps for estimating L2RDH from L1RDH. 
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Fig. 11. Two steps from L1 RDH to L2 RDH 
For a reference accessing to L1 cache, the model use 𝑃𝑃𝑟𝑟𝑠𝑠 
to estimate its stack distance. According to the definition of 
𝑃𝑃𝑟𝑟𝑠𝑠, 𝑅𝑅𝐴𝐴𝐻𝐻(𝑖𝑖) × 𝑃𝑃𝑟𝑟𝑠𝑠[𝑖𝑖][𝑗𝑗] represents the number of references 
that reuse distance is 𝑖𝑖 and stack distance is 𝑗𝑗 in the RDH. 
If stack distance 𝑗𝑗  is less than the associativity, these 
references will hit in L1 cache. Otherwise, they will access L2 
cache and become parts of L2RDH. Therefore, the reduced 
number of references in RDH can be represented by Eq. (15). 
𝑀𝑀𝑖𝑖𝑎𝑎𝑎𝑎𝑅𝑅𝐴𝐴𝐻𝐻(𝑖𝑖) = 𝑅𝑅𝐴𝐴𝐻𝐻(𝑖𝑖) × �1 − � 𝑃𝑃𝑎𝑎𝑎𝑎[𝑖𝑖][𝑗𝑗]𝐿𝐿1 𝐴𝐴𝑠𝑠𝑠𝑠𝐴𝐴𝐴𝐴−1
𝑗𝑗=0
� (15) 
By the definition, 𝑃𝑃𝑁𝑁ℎ𝑖𝑖𝑠𝑠[𝑎𝑎𝑎𝑎][𝑛𝑛] means that in all the reuse 
epochs with the reuse distance of 𝑎𝑎𝑎𝑎, the proportion of the 
reuse epochs which have 𝑛𝑛 hit references in each of them. If 
the reuse distance of a reuse epoch in the L1 cache is 𝑎𝑎𝑎𝑎 
while its L2 reuse distance is 𝑖𝑖, this means there are 𝑎𝑎𝑎𝑎 − 𝑖𝑖 
references in this reuse epoch hit in the L1 cache and the ratio 
of these references is 𝑃𝑃𝑁𝑁ℎ𝑖𝑖𝑠𝑠[𝑎𝑎𝑎𝑎][𝑎𝑎𝑎𝑎 − 𝑖𝑖]. Eq. (16) shows the 
way to get the L2RDH from 𝑀𝑀𝑖𝑖𝑎𝑎𝑎𝑎𝑅𝑅𝐴𝐴𝐻𝐻 . In this equation, 
𝑀𝑀𝑖𝑖𝑎𝑎𝑎𝑎𝑅𝑅𝐴𝐴𝐻𝐻(𝑎𝑎𝑎𝑎) × 𝑃𝑃𝑁𝑁ℎ𝑖𝑖𝑠𝑠[𝑎𝑎𝑎𝑎][𝑎𝑎𝑎𝑎 − 𝑖𝑖]  represent show many 
memory references with L1 reuse distance 𝑎𝑎𝑎𝑎  have been 
moved, or migrated, to a L2 reuse distance bar 𝑖𝑖  because 
there are averagely 𝑎𝑎𝑎𝑎 − 𝑖𝑖  references are L1 hits in each of 
the reuse epoch. By accumulating all the migrated references 
from each higher bar (𝑎𝑎𝑎𝑎 > 𝑖𝑖 ) in 𝑀𝑀𝑖𝑖𝑎𝑎𝑎𝑎𝑅𝑅𝐴𝐴𝐻𝐻(𝑎𝑎𝑎𝑎), we can 
obtain the adjusted 𝐿𝐿2𝑅𝑅𝐴𝐴𝐻𝐻(𝑖𝑖) as shown in Eq. (16).  
𝐿𝐿2𝑅𝑅𝐴𝐴𝐻𝐻(𝑖𝑖) = � 𝑀𝑀𝑖𝑖𝑎𝑎𝑎𝑎𝑅𝑅𝐴𝐴𝐻𝐻(𝑎𝑎𝑎𝑎) × 𝑃𝑃𝑁𝑁ℎ𝑖𝑖𝑠𝑠[𝑎𝑎𝑎𝑎][𝑎𝑎𝑎𝑎 − 𝑖𝑖]∞
𝑟𝑟𝑎𝑎=𝑖𝑖
(16) 
B. Quantifying private cache coherence misses 
Unfortunately, the introduced upstream cache model is 
built in a uni-core architecture without considering coherence 
misses in multi-core architectures. To integrate the model with 
the shared cache model, we must quantify the upstream 
private cache coherence misses.  
Before introducing how to quantify the private cache 
coherence misses, we first make some assumptions to simplify 
our discussion: 
• The coherent protocol is a protocol based on write 
invalid rather than a write update. 
• When there is a coherence miss, the cache controller 
will obtain the cache line from other private caches or 
from the main memory without accessing the 
downstream cache. The reason why this assumption is 
needed is that the current write invalid coherent 
protocol, such as MESI (Modified, Exclusive, Shared, 
Invalid), only guarantee the state of a cache line 
without implementation details [17]. To simplify our 
model, we make this assumption. 
• There are little coherence misses in the shared cache. 
Generally, coherence misses occur in the L1 private 
cache. The shared cache, e.g., L2 cache, is less affected 
by coherence misses than L1 private caches. Moreover, 
coherence misses of the shared cache are affected by 
write backs, which is hard to quantify by an analytical 
model based on RDH. 
• Memory accesses are independent and uniformly 
distributed on different addresses.  
Fig. 12 gives an example of a coherence miss. The shared 
cache line A is accessed by the two cores. At time t1, Core 1 
accesses the cache line A, its state is set to E(Exclusive) in 
private cache of CPU 1. Then at the time t2, another core CPU 
2 writes new data to cache line A and sends an invalid signal 
to CPU 1 to invalidate the cache line A in the private cache of 
CPU 1, the states of cache line A in private cache of CPU 1 
and CPU 2 are I(Invalid) and M(Modified), respectively. 
Therefore, when the CPU 1 accesses the cache line A again at 
time t3, the cache line A is still in private cache of CPU 1 but 
its state is I(Invalid), which causes a coherence miss in the 
private cache of CPU 1. 
As shown in Fig. 12, the coherence miss occurs when a 
core accesses an invalid cache line in its private cache. The 
invalid state is caused by receiving invalid signals from other 
cores. The invalid signal is sent at the moment when the 
shared cache is written by other cores to change its content. 
Moreover, if the invalid cache line was evicted before the 
second reference, the miss is a capacity miss or a conflict miss 
instead of a coherence miss. Therefore, two conditions must 
be met when a coherence miss occurs: 1) During the period of 
two consecutive references from one core to an address, there 
are a write operation to the same address from another core; 2)  
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Fig. 12. An example of coherence miss 
When the second reference in the first core accesses the cache 
line, it is still in the private cache but with an invalid state. 
As shown in Fig. 12, the coherence miss occurs when a 
core accesses an invalid cache line in its private cache. The 
invalid state is caused by receiving invalid signals from other 
cores. The invalid signal is sent at the moment when the 
shared cache is written by other cores to change its content. 
Moreover, if the invalid cache line was evicted before the 
second reference, the miss is a capacity miss or a conflict miss 
instead of a coherence miss. Therefore, two conditions must 
be met when a coherence miss occurs: 1) During the period of 
two consecutive references from one core to an address, there 
are a write operation to the same address from another core; 2) 
When the second reference in the first core accesses the cache 
line, it is still in the private cache but with an invalid state. 
As the coherence miss occurs after write references to a 
shared cache line, we need obtain extra two input parameters, 
L1AAD (L1 private cache Access Address Distribution 
containing write and read accesses) and L1WAAD (L1 private 
cache Write Access Address Distribution), to quantify the 
coherence miss. The definitions of these two parameters are 
similar to AAD described in Section III. The difference is that 
L1AAD and L1WAAD is the address distribution from CPU 
that accesses its L1 private cache, while AAD in Section III is 
the accessing address distribution from L1 caches to L2 shared 
cache. Both L1AAD and L1WAAD can be obtained directly 
from the CPU traces generated by a trace generator or a binary 
instrumentational tool. 
As we have known, a coherence miss occurs after the write 
reference to the shared cache line. Therefore, the way of 
modeling coherence miss is similar to modeling data sharing. 
Thus, modeling the probability of coherence miss also can be 
divided to two steps: 1) Calculating the probability 
𝑃𝑃𝑠𝑠𝑠𝑠𝑠𝑠𝑠𝑠−𝑤𝑤𝑟𝑟𝑖𝑖𝑠𝑠𝑠𝑠  that any reference comes from another core 
accesses same address with the endpoint of the reuse epoch of 
the target core; 2) Calculating the probability 𝑃𝑃𝑠𝑠𝑠𝑠𝑠𝑠𝑖𝑖𝑠𝑠−𝑤𝑤𝑟𝑟𝑖𝑖𝑠𝑠𝑠𝑠that 
reuse epochs are split by shared write reference coming from 
another core. With the experience of modeling data sharing in 
Section III, we can analogize to calculate 𝑃𝑃𝑠𝑠𝑠𝑠𝑠𝑠𝑠𝑠−𝑤𝑤𝑟𝑟𝑖𝑖𝑠𝑠𝑠𝑠 in Eq. 
(17) according to 𝑃𝑃𝑠𝑠𝑠𝑠𝑠𝑠𝑠𝑠. 
𝑃𝑃1𝑠𝑠𝑠𝑠𝑠𝑠𝑠𝑠−𝑤𝑤𝑟𝑟𝑖𝑖𝑠𝑠𝑠𝑠 = � �𝑃𝑃1𝑠𝑠𝑠𝑠𝑠𝑠𝑠𝑠−𝑤𝑤𝑟𝑟𝑖𝑖𝑠𝑠𝑠𝑠−𝑠𝑠𝑎𝑎𝑎𝑎𝑟𝑟𝑥𝑥�
𝑠𝑠𝑎𝑎𝑎𝑎𝑟𝑟𝑥𝑥𝜖𝜖𝑆𝑆= � �𝐿𝐿1𝐴𝐴𝐴𝐴𝐴𝐴1[𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑥𝑥]
𝐿𝐿1𝑠𝑠𝐴𝐴𝐴𝐴𝑠𝑠𝑠𝑠𝑠𝑠1 × 𝐿𝐿1𝑊𝑊𝐴𝐴𝐴𝐴𝐴𝐴2[𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑥𝑥]∑ 𝐿𝐿1𝐴𝐴𝐴𝐴𝐴𝐴2[𝑦𝑦]𝑦𝑦∈𝑥𝑥′𝑠𝑠𝑠𝑠𝑠𝑠 �𝑠𝑠𝑎𝑎𝑎𝑎𝑟𝑟𝑥𝑥𝜖𝜖𝑆𝑆 (17) 
In the Eq. (17), 𝑆𝑆 represents the shared data set accessed 
by the two cores, 𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑥𝑥 is the address of the shared data in 
the set 𝑆𝑆. 𝐿𝐿1𝐴𝐴𝐴𝐴𝐴𝐴1[𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑥𝑥] is the number of references that 
access 𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑥𝑥 in L1 private cache of Core 1. 𝐿𝐿1_𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎1 is 
the total number of the reference from Core 1. Therefore, their 
ratio 𝐿𝐿1𝐴𝐴𝐴𝐴𝐴𝐴1[𝑠𝑠𝑎𝑎𝑎𝑎𝑟𝑟𝑥𝑥]
𝐿𝐿1_𝑠𝑠𝐴𝐴𝐴𝐴𝑠𝑠𝑠𝑠𝑠𝑠1  represents the probability that reuse 
epochs are constructed by references accessing to 𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑥𝑥 in 
the all references from Core 1. Meanwhile, 𝐿𝐿1𝑊𝑊𝐴𝐴𝐴𝐴𝐴𝐴2[𝑠𝑠𝑎𝑎𝑎𝑎𝑟𝑟𝑥𝑥]
∑ 𝐿𝐿1𝐴𝐴𝐴𝐴𝐴𝐴2[𝑦𝑦]𝑦𝑦∈𝑥𝑥′𝑠𝑠𝑠𝑠𝑠𝑠  
represents the probability of shared write references to 
𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑥𝑥 in all references from Core 2. The numerator 
𝐿𝐿1𝑊𝑊𝐴𝐴𝐴𝐴𝐴𝐴2[𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑥𝑥]  is the number of writings that access 
𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑥𝑥 in L1 private cache of Core 2, while the denominator 
is the total number of the references that accessing same set as 
𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑥𝑥 from Core 1. It is obvious that Eq. (7) and Eq. (17) are 
very similar in the form as well as insight. This is because Eq. 
(7) quantifies the data sharing of the shared L2 cache 
including reading and writing, while Eq. (17) only quantifies 
the shared writing of L1 private cache.  
Similar to Eq. (9), the probability 𝑃𝑃1𝑠𝑠𝑠𝑠𝑠𝑠𝑖𝑖𝑠𝑠−𝑤𝑤𝑟𝑟𝑖𝑖𝑠𝑠𝑠𝑠 that reuse 
epochs with reuse distance 𝑎𝑎  are split by shared write 
references come from another core can be represented by Eq. 
(18): 
𝑃𝑃1𝑠𝑠𝑠𝑠𝑠𝑠𝑖𝑖𝑠𝑠−𝑤𝑤𝑟𝑟𝑖𝑖𝑠𝑠𝑠𝑠(𝑎𝑎) = 1 − (1 − 𝑃𝑃1𝑠𝑠𝑠𝑠𝑠𝑠𝑠𝑠−𝑤𝑤𝑟𝑟𝑖𝑖𝑠𝑠𝑠𝑠)?̂?𝑟−𝑟𝑟 (18) 
In Eq. (18), ?̂?𝑎 − 𝑎𝑎 is the number of references inserted by 
another core between endpoints of the reuse epoch. Assuming 
that access frequency from the two cores to its private cache 
remains relatively uniform, we can derive Eq. (19): 
?̂?𝑎 − 𝑎𝑎 = 𝑎𝑎 × 𝐿𝐿1_𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎2
𝐿𝐿1_𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎1 (19) 
𝐿𝐿1_𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎1  and 𝐿𝐿1_𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎2  are the access times 
during the same execution interval by Core 1 and Core 2 to 
their corresponding private caches. Eq. (18) describes the 
probability 𝑃𝑃1𝑠𝑠𝑠𝑠𝑠𝑠𝑖𝑖𝑠𝑠−𝑤𝑤𝑟𝑟𝑖𝑖𝑠𝑠𝑠𝑠  that reuse epochs are split by 
shared write references coming from another core. 
Considering another condition of a coherence miss is the 
accessed cache line still remaining in the private cache, the 
number of coherence misses can be evaluated by Eq. (20): 
𝑀𝑀𝑖𝑖𝑎𝑎𝑎𝑎1𝐴𝐴𝐴𝐴ℎ𝑠𝑠𝑟𝑟𝑠𝑠𝑛𝑛𝐴𝐴𝑠𝑠 = �𝑃𝑃1𝑠𝑠𝑠𝑠𝑠𝑠𝑖𝑖𝑠𝑠−𝑤𝑤𝑟𝑟𝑖𝑖𝑠𝑠𝑠𝑠(𝑎𝑎)� � 𝑅𝑅𝑆𝑆𝑅𝑅1[𝑎𝑎]𝐿𝐿1𝑎𝑎𝑠𝑠𝑠𝑠𝑐𝑐𝑐𝑐1−1
𝑠𝑠𝑎𝑎=0
[𝑎𝑎𝑎𝑎]�∞
𝑟𝑟=0
(20) 
In Eq. (20), ∑ 𝑅𝑅𝑆𝑆𝑅𝑅[𝑎𝑎]𝐿𝐿1𝑎𝑎𝑠𝑠𝑠𝑠𝑐𝑐𝑐𝑐1−1𝑠𝑠𝑎𝑎=0 [𝑎𝑎𝑎𝑎] represents the 
number of references reuse distance is 𝑎𝑎 and stack distance 
is less than the associativity. These references should be hits 
in the private cache, but some of them might be coherence 
misses. For the references with reuse distance 
𝑎𝑎, 𝑃𝑃1𝑠𝑠𝑠𝑠𝑠𝑠𝑖𝑖𝑠𝑠−𝑤𝑤𝑟𝑟𝑖𝑖𝑠𝑠𝑠𝑠(𝑎𝑎) is the probability the reuse epochs are 
split by shared writings. Therefore, the product of 
𝑃𝑃1𝑠𝑠𝑠𝑠𝑠𝑠𝑖𝑖𝑠𝑠−𝑤𝑤𝑟𝑟𝑖𝑖𝑠𝑠𝑠𝑠(𝑎𝑎)  and ∑ 𝑅𝑅𝑆𝑆𝑅𝑅1[𝑎𝑎]𝐿𝐿1_𝑠𝑠𝑠𝑠𝑠𝑠𝐴𝐴𝐴𝐴1𝑠𝑠𝑎𝑎=0 [𝑎𝑎𝑎𝑎]  represents 
the number of coherence misses with reuse distance 𝑎𝑎 . 
Accumulating all reuse distances from 0 to infinity, we can 
calculate all the number of coherence misses of Core 1. 
In the same manner, the number of coherence misses of 
Core 2 can be estimated by Eq. (21): 
⎩
⎪
⎪
⎪
⎨
⎪
⎪
⎪
⎧𝑃𝑃2𝑠𝑠𝑠𝑠𝑠𝑠𝑠𝑠−𝑤𝑤𝑟𝑟𝑖𝑖𝑠𝑠𝑠𝑠 = � �𝐿𝐿1𝐴𝐴𝐴𝐴𝐴𝐴2[𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑥𝑥]𝐿𝐿2_𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎1 × 𝐿𝐿1𝑊𝑊𝐴𝐴𝐴𝐴𝐴𝐴1[𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑥𝑥]∑ 𝐿𝐿1𝐴𝐴𝐴𝐴𝐴𝐴1[𝑦𝑦]𝑦𝑦∈𝑥𝑥′𝑠𝑠𝑠𝑠𝑠𝑠 �𝑠𝑠𝑎𝑎𝑎𝑎𝑟𝑟𝑥𝑥𝜖𝜖𝑆𝑆
𝑃𝑃2𝑠𝑠𝑠𝑠𝑠𝑠𝑖𝑖𝑠𝑠−𝑤𝑤𝑟𝑟𝑖𝑖𝑠𝑠𝑠𝑠(𝑎𝑎) = 1 − (1 − 𝑃𝑃2𝑠𝑠𝑠𝑠𝑠𝑠𝑠𝑠−𝑤𝑤𝑟𝑟𝑖𝑖𝑠𝑠𝑠𝑠)?̂?𝑟−𝑟𝑟
?̂?𝑎 − 𝑎𝑎 = 𝑎𝑎 × 𝐿𝐿1_𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎1
𝐿𝐿1_𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎2
𝑀𝑀𝑖𝑖𝑎𝑎𝑎𝑎2𝐴𝐴𝐴𝐴ℎ𝑠𝑠𝑟𝑟𝑠𝑠𝑛𝑛𝐴𝐴𝑠𝑠 = �𝑃𝑃2𝑠𝑠𝑠𝑠𝑠𝑠𝑖𝑖𝑠𝑠−𝑤𝑤𝑟𝑟𝑖𝑖𝑠𝑠𝑠𝑠(𝑎𝑎)� � 𝑅𝑅𝑆𝑆𝑅𝑅2[𝑎𝑎]𝐿𝐿1_𝑠𝑠𝑠𝑠𝑠𝑠𝐴𝐴𝐴𝐴2
𝑠𝑠𝑎𝑎=0
[𝑎𝑎𝑎𝑎]�∞
𝑟𝑟=0
(21) 
Although our derivation is based on a dual-core 
architecture, it can be easily extended to other multi-core 
architectures, like we have introduced in Fig. 7. 
C. The integration of dwonstream and upstream cache 
models 
Actually, the integration of downstream and upstream 
models is the data flow between two models. In the 
introduction of the upstream model, we have simply 
introduced how to obtain the input parameter of the 
downstream model. In order to explain more clearly, this 
section will introduce the input and output relationships 
between models in detail. 
 Fig. 3 shows the data flow of our model framework. We 
not only profile RST, Hit-RDH and L1RDH input to the 
upstream cache model, but also profile L1AAD and 
L1WAAD for the coherence miss model. These inputs are all 
profiled from CPU trace without time-consuming simulations. 
The upstream model outputs L2RDH to the shared cache 
model and obtains AAD by updating code in profiling of RST, 
which is shown in Fig. 10.  
All inputs to the model framework are originally from the 
CPU traces, some of the input parameters are directly obtained 
from the CPU trace, and the other parameters can be derived 
through the analytical model. Therefore, the model does not 
depend on the timing simulations of the cache system, which 
improves the evaluating efficiency of our approach.  
V. EVALUATION 
The validation including two parts: validating the shared 
cache model independently, validating the integration of the 
upstream model and the shared cache model. 
A. Validating the shared cache model 
We validate our shared cache model against gem5 
simulations [18] with the PARSEC version 2.1 on a disk 
image provided by Computer Architecture and Technology 
Laboratory Department of Computer Science of the 
University of Texas at Austin [19]. The disk image contains 
pre-compiled statically linked Alpha binaries for all the 13 
PARSEC 2.1 benchmarks. The simsmall input set of the 
benchmark is selected in our experiment to limit the 
simulation time. The applications are divided into three phases: 
an initial serial phase, a parallel phase, and a final serial phase. 
Considering that our model focuses on data sharing, we 
merely perform the validation in the parallel phase, which is 
also called region of interest(ROI). During this evaluation, the 
input L2RDHs of the shared cache model are obtained from 
detailed simulations of each core. We compare the L2 cache 
miss rates with the gem5 results under 8 hardware 
configurations including dual-core and quad-core 
architectures. Each core has private L1 caches, and shares L2 
cache with the others. The detailed hardware configurations 
are shown in TABLE I. 
TABLE I.  MULTI-LEVEL CACHE HARDWARE CONFIGUGRATION 
Configuration options Configuration parameters 
ISA ALPHA 
pipeline 7-stages, out-of-order 
L1 cache size 32KB, 64KB 
L1 cache associativity 8-way 
L1 replacement policy LRU 
L2 cache size 1MB,2MB 
L2 cache associativity 16-way 
L2 replacement policy LRU 
DRAM size 4GB 
Fig. 13. and Fig. 14. show the experimental results of our 
model for the 8 hardware configurations, in which the Y axis 
represents the L2 cache miss rate. Considering that our 
model’s error compared to Gem5 simulations includes the 
error caused by StatStack, we add the purple bars, i.e., 
Gem5+StatStack, in the figures besides the L2 miss rates 
derived from StatCC, gem5 simulations and our method. The 
L2 miss rates of the purple bars are calculated by StatStack 
fed with L2MRDH profiled in gem5 simulations. Owing to 
that our work focuses on the construction of L2MRDH, both 
our error and StatCC’s error are calculated by comparing their 
results to those of ‘Gem5+StatStack’ to eliminate the 
influences from StatStack model. 
 
 
(a) L1 32KB; L2 2MB (b) L1 64KB; L2 1MB 
 
(c) L1 32KB; L2 1MB (d) L1 64KB; L2 2MB 
Fig. 13. Comparison of L2 miss rates in dual-core architectures  
The average absolute errors of our model and StatCC 
under dual-core and quad-core architectures are shown in 
TABLE II. According to the figures, we can see that our 
method is much more accurate than StatCC under three 
benchmarks, namely canneal, fluidanimate and vips. The 
average absolute errors of our model and StatCC with these 
benchmarks are also shown in TABLE II. As we can conclude, 
although the average absolute error of our model of all 
benchmarks in the dual-core configurations is only slightly 
lower than that of StatCC, the error difference between these 
two models under the quad-core environment has been 
significantly enlarged. Furthermore, if we only consider the 
influences of aforementioned three data-sharing intensive 
benchmarks, the accuracy advantage of our model is 
apparently obvious and the average errors of our model are 
less than one third of those of StatCC. 
TABLE II.  AVERAGE ABSOLUTE ERRORS OF THE EVALUATION 
RESULTS FROM OUR MODEL AND STATCC 
 Dual-core Quad-core 
Dual-core 
with 
intensive 
data-
sharing 
Quad-core 
with 
intensive 
data-
sharing 
Proposed 
Model 
 
1.2023% 1.2013% 2.7852% 2.8460% 
StatCC 1.2564% 2.7975% 9.1965% 10.7199% 
B. Validating the integration of upstream cache model and 
downstream cache model 
The validation of integration of the upstream cache model 
and the shared cache model includes validating the accuracy 
of L1 private cache coherence misses and L2 shared cache 
miss rate.  
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(a) L1 32KB; L2 2MB (b) L1 64KB; L2 1MB 
 
(c) L1 32KB; L2 1MB (d) L1 64KB; L2 2MB 
Fig. 14. Comparison of L2 miss rates in quad-core architectures 
TABLE III.  THE FOUR CACHE CONFIGURATIONS   
 L1 cache size 
L1 cache 
associativity 
L2 cache 
size 
L2 cache 
associativity 
Configuration 1 128KB 2 1MB 16 
Configuration 2 128KB 2 2MB 32 
Configuration 3 256KB 4 1MB 16 
Configuration 4 256KB 4 2MB 32 
We validate the integrated model framework against gem5 
simulations [16] with PARSEC 2.1. We choose 10 programs 
in PARSEC to run on four hardware configurations in a dual-
core architecture. The detailed four cache configurations are 
shown in TABLE III, while other hardware parameters are 
same as TABLE I. 
It should be noted that the “L1 cache size” in TABLE III 
is the size of L1 data cache instead of instruction cache. 
Actually, the size of instruction cache is set as 1MB and 64 
associativity to minimize the influences from the L1 
instruction cache. 
Fig. 15 to Fig. 18 show the results of the coherence miss 
model compared to results from gem5 in 4 dual-core 
architectures. 
We use the normalized L1 cache misses to calculate the 
errors of the coherence miss model. The normalized L1 cache 
miss is calculated by Eq. (22): 
𝑁𝑁𝑁𝑁𝑎𝑎𝑁𝑁𝑎𝑎𝑁𝑁𝑖𝑖𝑁𝑁𝑎𝑎 𝐿𝐿1 𝑎𝑎𝑎𝑎𝑎𝑎ℎ𝑎𝑎 𝑁𝑁𝑖𝑖𝑎𝑎𝑎𝑎 = 𝑁𝑁𝑖𝑖𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎 𝑓𝑓𝑎𝑎𝑁𝑁𝑁𝑁 𝑁𝑁𝑜𝑜𝑎𝑎 𝑁𝑁𝑁𝑁𝑎𝑎𝑎𝑎𝑁𝑁
𝑁𝑁𝑖𝑖𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎 𝑓𝑓𝑎𝑎𝑁𝑁𝑁𝑁 𝑔𝑔𝑎𝑎𝑁𝑁5 (22) 
The error of coherence miss model is calculated by Eq. 
(23): 
𝐸𝐸𝑎𝑎𝑎𝑎𝑁𝑁𝑎𝑎 𝑁𝑁𝑓𝑓 𝐿𝐿1 𝑎𝑎𝑎𝑎𝑎𝑎ℎ𝑎𝑎 𝑁𝑁𝑖𝑖𝑎𝑎𝑎𝑎 =
�
𝑁𝑁𝑖𝑖𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎 𝑓𝑓𝑎𝑎𝑁𝑁𝑁𝑁 𝑔𝑔𝑎𝑎𝑁𝑁5 −𝑁𝑁𝑖𝑖𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎 𝑓𝑓𝑎𝑎𝑁𝑁𝑁𝑁 𝑁𝑁𝑜𝑜𝑎𝑎 𝑁𝑁𝑁𝑁𝑎𝑎𝑎𝑎𝑁𝑁
𝑁𝑁𝑖𝑖𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎 𝑓𝑓𝑎𝑎𝑁𝑁𝑁𝑁 𝑔𝑔𝑎𝑎𝑁𝑁5 � × 100% (23) 
As shown in Fig. 15 to Fig. 18, the normalized miss of 
most programs before refining by our coherence miss model 
is near to 1, which means these programs have relatively few 
coherence misses. Luckily, the results after the application of 
our coherence model keep the accuracies. For programs with 
many coherence misses, for example freqmine in Fig. 15., 
cache misses predicted by conventional method show 
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significant errors compared to the simulation results.  
However, after refining by our coherence miss model, the 
refined results are close to 1, or the simulation results, which 
demonstrates the effectiveness of the coherence miss model. 
To show the error changes before and after the application of 
our coherence model more clearly, we summarize the average 
errors of 4 hardware configurations in Table IV. 
We also validate the total errors after the integration of the 
upstream and the shared cache models, the result is shown in 
Fig. 19. The error is calculated by Eq. (24): 
𝑎𝑎𝑎𝑎𝑎𝑎𝑁𝑁𝑎𝑎 = |𝑀𝑀𝑅𝑅𝑠𝑠𝐴𝐴𝑎𝑎𝑠𝑠𝑠𝑠𝑠𝑠 − 𝑀𝑀𝑅𝑅𝑔𝑔𝑠𝑠𝑠𝑠5| (24) 
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Fig. 15. The results of our coherence miss model under Configuration 1 
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Fig. 16. The results of our coherence miss model under Configuration 2 
TABLE IV.  AVERAGE ERRORS OF COHERENCE MISSES BEFORE AND AFTER OUR MODEL 
Configurations Configuration 1 Configuration 2 Configuration 3 Configuration 4 
Core No. 1 2 1 2 1 2 1 2 
Before refining 10.868% 10.982% 5.659% 15.719% 9.550% 12.518% 21.601% 21.920% 
After refining 2.405% 4.841% 1.448% 7.350% 3.858% 5.857% 7.569% 4.663% 
As shown in the Fig. 19, the largest error of the integrated 
model in the four configurations is about 10% and the average 
error of the four configurations is 8.03%. As the integrated 
model framework integrates three analytical models, each of 
which contains some ideal assumptions to simplify the 
modeling, this may enlarge the final errors. For example, all 
the three models assume that the references are uniform and 
independent. It is obvious that the assumption could not be 
reality. Actually, the error of the integrated model framework 
exceeds the error of the shared cache model is not unexpected, 
because the former accumulates the errors from three models 
(multi-level cache model, shared cache model and StatStack 
model). We believe the error around 10% is still reasonable 
and acceptable considering the speed advantage brought by 
the absence of time-consuming simulations in our evaluation 
framework. 
Compare the results of bodytrack in the Fig. 14 and the Fig. 
19, we can find that the L2 cache miss rates in the Fig. 19 are 
generally higher than those in the Fig. 14. The traces poured 
into the L2 caches are different caused by the L1 cache 
“filtered effect”. The cache size in the Fig. 19 is larger than 
that in the Fig. 14, while the cache associativity in the Fig. 19 
is lower than that in the Fig. 14. If the L1 caches have larger 
size, they could utilize the memory reference locality better. 
The references with good locality are more easily hitting in the 
L1 cache with larger size. On the contrary, the locality of the 
references missing in the L1 cache and leaked into the L2 
cache are not so good (many of these references in the L2 
cache are cold misses accounting for 40% to 50% and up to 
90%). That is the reason why the miss rates of the L2 cache in 
the Fig. 19 of bodytrack are higher than those in the Fig. 14. 
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Fig. 17. The results of our coherence miss model under Configuration 3 
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Fig. 18. The results of our coherence miss model under Configuration 4 
VI. APPLICATION OF THE INTEGRATED MODEL 
Early in the design cycle, architects often use design space 
exploration(DSE) to determine the choice of processor 
architecture parameters. For processor architecture design, 
there are many dimensions that can be selected on the 
hardware, such as the instruction issue width, ROB size, and 
the cache capacity. There are many hardware parameters that 
can be selected for each dimension. These hardware 
parameters will affect the performance of the processor. For 
an application that runs on this processor, there is an optimal 
parameter combination in the design space to achieve 
performance and energy goals. The purpose of design space 
exploration is to find such optimized parameter combinations. 
For the cache system this paper focuses on, the dimensions 
include cache capacity, cache associativity, replacement 
strategy, etc. The optimization goals can be missing rates, 
power consumption, etc. [18]. By exploring the design space 
of the cache systems, we can find the optimized cache 
hardware parameters to achieve the optimized design for the 
specified target. 
Since the design space is usually a combination of 
parameters of different dimensions, the design space increases 
exponentially as the dimension increases. If every node in the 
design space adopts timing simulations to evaluate its 
performance, the exploration of the entire design space will be 
extremely time-consuming. The analytical model becomes a 
better choice with the advantage of speed.  
In this section, the integrated model is used as an 
evaluation tool to explore the design space of cache capacity 
and associativity. In the example of design space exploration, 
the dual-core processor architecture shown in Fig. 1 is used. 
The cache system of the dual-core architecture includes 
private L1 cache and shared L2 cache, because the sharing and 
competition between cores occurs in the L2 shared cache, and 
once the reference to the shared cache is a miss, it needs to 
access the off-chip main memory. The time cost of an off-chip 
access is 2 to 3 orders of magnitude higher than one on-chip 
memory access. Therefore, in order to ensure the service  
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Fig. 19. The result of the integrated model framework in four configurations 
capability of the entire storage system, the design space 
exploration will use cache miss of the L2 shared cache as the 
optimization goal. 
Considering different L1 cache hardware parameters 
results in a different total number of references to the L2 
shared cache, it is more reasonable to use the number of 
misses as an indicator than the miss rate. We use canneal in 
the PARSEC suite as an example to conduct the evaluation 
experiment. 
The DSE will explore four dimensions: L1 cache capacity, 
L1 cache associativity, L2 cache capacity and L2 cache 
associativity. We choose 57 hardware configurations 
including a partial combination of L1 cache capacity from 
16KB to 256KB and L2 cache capacity from 32KB to 4MB. 
Except for cache capacity and associativity, all other hardware 
configurations are the same as Section V. Fig. 20 shows the 
L2 misses that estimated by the proposed model under 57 
cache configurations, in which the abscissa represents the 
parameters of the cache configuration. For example, “16k-
64k-2-8” means 16KB L1 cache and 64KB L2 cache with L1 
and L2 associativity of 2 and 8, respectively. The ordinate is 
the number of L2 shared cache misses, which is estimated by 
our model in an execution interval with 10 million memory 
access instructions. 
The total cache capacity (the sum of L1 Cache capacity 
and L2 Cache capacity) on the abscissa shown in Fig. 20 is 
increasing, so the L2 misses have a decreasing trend. However, 
the points in this figure are not strictly decreasing in sequence, 
which means different parameter combinations also have a 
non-negligible effect on the L2 shared cache misses. 
According to the results in Fig. 20, if there are no additional 
constraints such as power consumption and area in the 
processor design within the search range, then select the 
configuration “128k-4M-2-64” can achieve the minimum 
number of L2 shared cache miss, the point is marked with a 
purple circle in Fig. 20. If there is a constraint that the cache 
capacity does not exceed 1M, then “16k-512k-2-64” will be 
the best parameter selection, marked with a red circle in Fig. 
20. According to different design requirements, the optimal 
configuration within the selectable range can be guided and 
selected in these configurations. In addition, some data in Fig. 
20 can also bring some guiding significance for the architect. 
For example, under the same capacity of L1 cache and L2 
cache, the greater the associativity, the smaller the number of 
L2 cache misses. It means that for the canneal program, under 
the same capacity constraints, choosing the larger 
associativity may result in better L2 cache performance.
 
Fig. 20. The L2 miss under 57 kinds of configurations 
VII. CONCLUSION 
In this paper, we have proposed a data-sharing aware and 
scalable shared cache miss rates model for multi-core 
processors with multi-level cache hierarchies. The Merged 
Reuse Distance Histograms (MRDH), which represents the 
RDH of the interleaved access streams from individual cores, 
is evaluated based on the information of access numbers from 
each core.  By a detailed probability derivation, the reuse 
epoch spit effect, which caused by the data sharing accesses 
from different cores, can be quantified and used to adjust the 
MRDH, from which the cache miss rates of the L2 shared 
cache can be obtained. Moreover, the proposed model also be 
scalably integrated with upstream cache models with the 
consideration of multi-core private cache coherent effect, 
which avoids the time-consuming simulations of the cache 
architecture. The absolute average errors of 13 benchmarks of 
the shared cache model are only 1.2% and 1.3% under dual-
core and quad-core configurations, respectively. While the 
average errors of the 3 data-sharing intensive benchmarks are 
merely one third of those of StatCC. After integrated with the 
upstream model, the overall average absolute error is 8.03% 
in 4 hardware configurations. As an example of the proposed 
model’s application, we also evaluate the L2 cache 
performance under 57 different cache configurations to select 
the optional design points 
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